Define threshold voltage?
- 32 Answers
- 125691 Views
- College School Exams Tests, Intel, JHG, Wipro, I also Faced
- E-Mail Answers
Answer Posted / iqra
The threshold voltage of a MOSFET is usually defined as the
gate voltage where an inversion layer forms at the
interface between the insulating layer (oxide) and the
substrate (body) of the transistor
| Is This Answer Correct ? | 13 Yes | 5 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
What is the function of enhancement mode transistor?
Explain CMOS Inverter transfer characteristics?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Tell me how MOSFET works.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain the Various steps in Synthesis?
What was your role in the silicon evaluation/product ramp? What tools did you use?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
