Differences between functions and Procedures in VHDL?
- 5 Answers
- 52658 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain what is the depletion region?
Differences between IRSIM and SPICE?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain CMOS Inverter transfer characteristics?
What is look up table in vlsi?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
what is the difference between the TTL chips and CMOS chips?
What are the different design constraints occur in the synthesis phase?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain Cross section of an NMOS transistor?
Explain what is scr (silicon controlled rectifier)?
6-T XOR gate?
What products have you designed which have entered high volume production?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
