Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37513 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
Draw a 6-T SRAM Cell and explain the Read and Write operations
what is verilog?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain various adders and difference between them?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What's the price in 1K quantity?
What is the function of tie-high and tie-low cells?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Insights of a 4bit adder/Sub Circuit?
Explain depletion region.
For CMOS logic, give the various techniques you know to minimize power consumption
what is the use of defpararm?
6-T XOR gate?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
