Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33496 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Give various factors on which threshold voltage depends.
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain the operation considering a two processor computer system with a cache for each processor.
What products have you designed which have entered high volume production?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Write a VLSI program that implements a toll booth controller?
Explain CMOS Inverter transfer characteristics?
Mention what are the different gates where Boolean logic are applicable?
Explain sizing of the inverter?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What's the price in 1K quantity?
How to improve these parameters? (Cascode topology, use long channel transistors)
