Id vs. Vds Characteristics of NMOS and PMOS transistors?
Answer Posted / guest
232133
| Is This Answer Correct ? | 8 Yes | 18 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Insights of a 4bit adder/Sub Circuit?
what is Slack?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is the function of tie-high and tie-low cells?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What are the different classification of the timing control?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the different design techniques required to create a layout for digital circuits?
what are three regions of operation of MOSFET and how are they used?
Explain Cross section of an NMOS transistor?
How logical gates are controlled by boolean logic?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)