Factors affecting Power Consumption on a chip?
- 7 Answers
- 14855 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / pankaj
power is dirlectly proportional to the square of suplly
voltage so is the supply voltage reduces the power is also
reduced but the lekage cuurent is increased. so voltage
level can't be reduced so much.
| Is This Answer Correct ? | 6 Yes | 1 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is the use of defpararm?
What are the different classification of the timing control?
Insights of a 4bit adder/Sub Circuit?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain how binary number can give a signal or convert into a digital signal?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the main issues associated with multiprocessor caches and how might you solve them?
What are the steps involved in designing an optimal pad ring?
Write a program to explain the comparator?
What are the Factors affecting Power Consumption on a chip?
What types of CMOS memories have you designed? What were their size? Speed?
Draw the Layout of an Inverter?
