Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13388 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
If not into production, how far did you follow the design and why did not you see it into production?
what is multiplexer?
What are the different classification of the timing control?
Give various factors on which threshold voltage depends.
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the ideal input and output resistance of a current source?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is look up table in vlsi?
What is the difference between synchronous and asynchronous reset?
For CMOS logic, give the various techniques you know to minimize power consumption
Explain how logical gates are controlled by Boolean logic?
What is threshold voltage?
What are the different design techniques required to create a layout for digital circuits?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
