Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 12079 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
Explain the Charge Sharing problem while sampling data from a Bus?
How can you construct both PMOS and NMOS on a single substrate?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain the operation considering a two processor computer system with a cache for each processor.
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Insights of a 4bit adder/Sub Circuit?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Are you familiar with the term MESI?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are the steps involved in preventing the metastability?
Differences between IRSIM and SPICE?
Basic Stuff related to Perl?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the different classification of the timing control?
