Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33492 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
what is multiplexer?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What was your role in the silicon evaluation/product ramp? What tools did you use?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain CMOS Inverter transfer characteristics?
What is the critical path in a SRAM?
What is the function of tie-high and tie-low cells?
Explain Cross section of a PMOS transistor?
Differences between Array and Booth Multipliers?
How does a Bandgap Voltage reference work?
Are you familiar with the term snooping?
Explain various adders and difference between them?
What are the Advantages and disadvantages of Mealy and Moore?
what is the use of defpararm?
