Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33488 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sg
nand for its faster response and better accuracy
| Is This Answer Correct ? | 6 Yes | 5 No |
Post New Answer View All Answers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the different design constraints occur in the synthesis phase?
Mention what are the two types of procedural blocks in Verilog?
Draw the Layout of an Inverter?
Working of a 2-stage OPAMP?
Are you familiar with the term MESI?
Explain the Charge Sharing problem while sampling data from a Bus?
why is the number of gate inputs to CMOS gates usually limited to four?
Insights of a 4bit adder/Sub Circuit?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Explain Cross section of a PMOS transistor?
What are the different design techniques required to create a layout for digital circuits?
What are the steps required to solve setup and hold violations in vlsi?
what is the use of defpararm?
