Answer Posted / harvir

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

802

---

What are the Factors affecting Power Consumption on a chip?

773

---

Explain sizing of the inverter?

3914

---

Basic Stuff related to Perl?

2413

---

Explain the working of 4-bit Up/down Counter?

4005

---

---

Tell me how MOSFET works.

1943

---

Mention what are the different gates where Boolean logic are applicable?

676

---

What are the steps required to solve setup and hold violations in vlsi?

632

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

3606

---

Explain depletion region.

623

---

Write a program to explain the comparator?

686

---

What does the above code synthesize to?

2030

---

Explain what is the use of defpararm?

667

---

what is the use of defpararm?

725

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3390

---