Answer Posted / amar
High speed processor bus like AHB where CPU , DMA , Memories
sits
Slow peripheral buses for interfacing periphaerals like APB
| Is This Answer Correct ? | 2 Yes | 4 No |
Post New Answer View All Answers
Explain the working of Insights of an inverter ?
what is verilog?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
How logical gates are controlled by boolean logic?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain the three regions of operation of a mosfet.
Explain how Verilog is different to normal programming language?
Explain why is the number of gate inputs to cmos gates usually limited to four?
what is multiplexer?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Insights of a 4bit adder/Sub Circuit?
What is the function of chain reordering?
