Differences between D-Latch and D flip-flop?
- 17 Answers
- 60261 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / k.n.n.sarma
LATCH-LEVEL SENSITIVE
IT CONSISTS OF BOTH ENABLE AND CLOCK
FLIP FLOP-EDGE TRIGGERED
IT CONSISTS OF ONLY CLOCK AND NO ENABLE IS PRESENT FOR FLIP
FLOP.
| Is This Answer Correct ? | 38 Yes | 19 No |
Post New Answer View All Answers
What are the steps required to solve setup and hold violations in vlsi?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the function of enhancement mode transistor?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Describe the various effects of scaling?
What is the critical path in a SRAM?
What are the steps involved in preventing the metastability?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What types of CMOS memories have you designed? What were their size? Speed?
what are three regions of operation of MOSFET and how are they used?
What is the purpose of having depletion mode device?
Draw the Layout of an Inverter?
