Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65503 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / chandrasheka kakanur
Latches are Level sensitive and the input values are
assigned only at the levels and latches does not require
less power consumtion than flip flops. Flip flops are edge
sensitive, as per assignment of clock the values are
assigned at a particular edge.
| Is This Answer Correct ? | 55 Yes | 14 No |
Post New Answer View All Answers
Explain various adders and difference between them?
Implement a 2 I/P and gate using Tran gates?
Draw the stick diagram of a NOR gate. Optimize it
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What does it mean “the channel is pinched off”?
Explain the operation considering a two processor computer system with a cache for each processor.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain about 6-T XOR gate?
Mention what are three regions of operation of mosfet and how are they used?
Explain sizing of the inverter?
What is the function of enhancement mode transistor?
Differences between IRSIM and SPICE?
What's the price in 1K quantity?
What are the different gates where boolean logic are applicable?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
