Infosys VLSI Interview Questions Answers, Infosys Placement Papers, Infosys Technical, HR Interview Questions, Infosys Aptitude Test Questions, Infosys Campus Placements Exam Questions

Company Name Starts with ...

# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Infosys VLSI Interview Questions

Questions Answers Views Company eMail

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1155

Draw a 6-T SRAM Cell and explain the Read and Write operations

1296

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1671

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1584

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1359

Draw a CMOS Inverter. Explain its transfer characteristics

1197

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1217

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1288

For CMOS logic, give the various techniques you know to minimize power consumption

1420

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1280

Draw the SRAM Write Circuitry

1206

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1493

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1311

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1471

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1313

Post New Infosys VLSI Interview Questions

Infosys VLSI Interview Questions

Infosys VLSI Interview Questions (46)

Un-Answered Questions

Where is c# compiler located?

933

What is @controller and @restcontroller?

476

Have you built any components with actionscript? If so explain how you did it?

803

whats difference between manufacturing account & cost account

2305

How to sort the query output with order by clauses in ms sql server?

1038

A 40 year old woman attends for hysterectomy for dysfunctional uterine bleeding 9 months after she was seen in clinic. Describe your pre-operative assessment and counselling.

2368

You are refining the product description for your company's new line of ski boots. Which of the following is true? A. You are in the Initiation process of your project and know that the product description will contain more detail in this stage and that a decreasing amount of detail will be added to it as the project progresses. B. You are in the Planning process of your project and know that the product description will contain less detail in this stage and greater detail as the project progresses. C. You are in the Initiation process of your project and know that the product description should contain the most detail possible at this stage, as this is critical information for the Planning process D. You are in the Initiation process of your project and know that the product description will contain less detail in this stage and greater detail as the project progresses.

1083

How will you uit the python?

940

define bank Draft

2480

What is the difference between now() and current_date()?

991

What is hdfs in big data?

What is a struct in ruby?

Where is xml used?

859

What are the various ids in unix processes?

925

How do you use altindxs in batch, cics programs?

1060