Differences between DRAM and SRAM?
- 14 Answers
- 68277 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / charles
THE CIRCUIT DIAGRAM OF ALL THE MEMORIES
| Is This Answer Correct ? | 16 Yes | 50 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the working of 4-bit Up/down Counter?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain the Working of a 2-stage OPAMP?
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain the operation of a 6T-SRAM cell?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the working of Insights of a pass gate ?
How logical gates are controlled by boolean logic?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
6-T XOR gate?
What are the steps involved in preventing the metastability?
