Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37468 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arijit banerjee
As because the logical effort of Nand gate is lower than
that of the Nor gate the time taken to drive same capacitor
with same input slew is lesser for Nand that that of Nor.
Means Nand is faster than Nor.
| Is This Answer Correct ? | 14 Yes | 4 No |
Post New Answer View All Answers
what is a sequential circuit?
Describe the various effects of scaling?
Explain Basic Stuff related to Perl?
Differences between Array and Booth Multipliers?
what is the use of defpararm?
what is multiplexer?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Explain the working of Insights of an inverter ?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
6-T XOR gate?
If not into production, how far did you follow the design and why did not you see it into production?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What is the purpose of having depletion mode device?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
