Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37420 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arijit banerjee
As because the logical effort of Nand gate is lower than
that of the Nor gate the time taken to drive same capacitor
with same input slew is lesser for Nand that that of Nor.
Means Nand is faster than Nor.
| Is This Answer Correct ? | 14 Yes | 4 No |
Post New Answer View All Answers
Working of a 2-stage OPAMP?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is the ideal input and output resistance of a current source?
Explain the working of 4-bit Up/down Counter?
How can you model a SRAM at RTL Level?
What types of high speed CMOS circuits have you designed?
Basic Stuff related to Perl?
What are the different design constraints occur in the synthesis phase?
Are you familiar with the term MESI?
What is look up table in vlsi?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the changes that are provided to meet design power targets?
Why does the present vlsi circuits use mosfets instead of bjts?
Mention what are the two types of procedural blocks in Verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
