Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37839 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arijit banerjee
As because the logical effort of Nand gate is lower than
that of the Nor gate the time taken to drive same capacitor
with same input slew is lesser for Nand that that of Nor.
Means Nand is faster than Nor.
| Is This Answer Correct ? | 14 Yes | 4 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
what is the use of defpararm?
Explain various adders and difference between them?
Differences between Array and Booth Multipliers?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain what is multiplexer?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What is the difference between nmos and pmos technologies?
Write a program to explain the comparator?
What types of CMOS memories have you designed? What were their size? Speed?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
