Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / nikki
This is a phenomena associated with the gate thickness of a
transistor. When the thickness of oxide is very small there
exists a possibilty that electrons pass directly between
source and gate. This is a seond order effect and limits
the scaling down of transistor size.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Mention what are three regions of operation of mosfet and how are they used?
How can you model a SRAM at RTL Level?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Describe the various effects of scaling?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Design an 8 is to 3 encoder using 4 is to encoder?
what are three regions of operation of MOSFET and how are they used?
What are the different gates where boolean logic are applicable?
What are the steps required to solve setup and hold violations in vlsi?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
what is SCR (Silicon Controlled Rectifier)?
