Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answer Posted / naseemuddin ansari
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
What is the ideal input and output resistance of a current source?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain about 6-T XOR gate?
How binary number can give a signal or convert into a digital signal?
How does Vbe and Ic change with temperature?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the main function of metastability in vsdl?
Explain the Various steps in Synthesis?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the purpose of having depletion mode device?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain the Charge Sharing problem while sampling data from a Bus?
How about voltage source?
What are the different measures that are required to achieve the design for better yield?
Explain what is multiplexer?