Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33454 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naseemuddin ansari
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
How to improve these parameters? (Cascode topology, use long channel transistors)
what is the use of defpararm?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What are the steps involved in preventing the metastability?
Explain what is scr (silicon controlled rectifier)?
Explain depletion region.
What is the purpose of having depletion mode device?
What are the different gates where boolean logic are applicable?
What is the difference between nmos and pmos technologies?
What is threshold voltage?
6-T XOR gate?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
