Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Are you familiar with the term snooping?

Answer Posted / kanak

Let's take an example of different processors(along with
their independent caches) sharing the same memory system.

Now if this memory is a Read-Write memory and let's say
that one of the processors writes to this memory after some
data computation, all the processors need to update their
individual cache copies of the now modified memory. To do
this the concept of snooping is implemented. cache snooping
is the means by which each cache constantly
monitors/detects the bus for any write to a memory location
and if a write is found, it invalidates it current copy of
cached memory data and copies the new content over.

Is This Answer Correct ?    18 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3115


Insights of a 4bit adder/Sub Circuit?

3343


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1257


What are the various regions of operation of mosfet? How are those regions used?

1121


Explain what is slack?

1053


Explain the Various steps in Synthesis?

3254


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1581


What is the function of chain reordering?

1048


What does the above code synthesize to?

2571


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1098


What transistor level design tools are you proficient with? What types of designs were they used on?

5055


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1637


What are the changes that are provided to meet design power targets?

1099


Explain CMOS Inverter transfer characteristics?

3899


what is a sequential circuit?

1142