Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between blocking and Non-blocking statements in
Verilog?

Answer Posted / amit malik

Blocking statements are executed on after another
represented by '='

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end

Ans
A = 1
B = 1

Non Blocking
instructions are executed concurrently
represented by '=>'

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end

Ans
A = 1
B = 0

Is This Answer Correct ?    35 Yes 18 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2446


Explain the Charge Sharing problem while sampling data from a Bus?

4779


How to improve these parameters? (Cascode topology, use long channel transistors)

2235


What is threshold voltage?

1243


Mention what are three regions of operation of mosfet and how are they used?

1120


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1343


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1055


Explain the three regions of operation of a mosfet.

1141


why is the number of gate inputs to CMOS gates usually limited to four?

1398


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1713


Explain what is the use of defpararm?

1192


What is the difference between nmos and pmos technologies?

1156


Implement a 2 I/P and gate using Tran gates?

4062


What transistor level design tools are you proficient with? What types of designs were they used on?

5107


What is the difference between synchronous and asynchronous reset?

1138