Interested to Buy Any Domain ? << Click Here >> for more details...
How does Resistance of the metal lines vary with increasing
thickness and increasing length?
- 3 Answers
- 13455 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / bhyreshkj
R= L/W * Rs Where,
R= resistance
L= length
W= width
Rs= Sheet resistance
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What are the different measures that are required to achieve the design for better yield?
Explain how logical gates are controlled by Boolean logic?
Give various factors on which threshold voltage depends.
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Mention what are three regions of operation of mosfet and how are they used?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is scr (silicon controlled rectifier)?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain how MOSFET works?
What are the different gates where boolean logic are applicable?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the Factors affecting Power Consumption on a chip?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
