Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Define threshold voltage?

Answer Posted / shaikh naziya

It is the voltage at which the transistor become ON

Is This Answer Correct ?    0 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What are the different measures that are required to achieve the design for better yield?

1163


Explain Cross section of an NMOS transistor?

977


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1243


What products have you designed which have entered high volume production?

2392


What are the main issues associated with multiprocessor caches and how might you solve them?

2161


Draw the stick diagram of a NOR gate. Optimize it

1225


What types of CMOS memories have you designed? What were their size? Speed?

4605


What are the steps required to solve setup and hold violations in vlsi?

1029


what is multiplexer?

1097


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2348


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2940


What's the price in 1K quantity?

2779


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2835


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1063


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1397