Answer Posted / narsa ram

It is the minimum gate voltage where device just
turn to on or in other sweet word we can say that it's an angle on the i/p waveform where at device start to ON .... ..For n- mosfet it is Vgs>=Vth &&for p- mosfet it is Vgs<Vth...
This voltage depend on material's work function

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1398

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1141

---

For CMOS logic, give the various techniques you know to minimize power consumption

1346

---

Explain how MOSFET works?

3194

---

Explain the Working of a 2-stage OPAMP?

1144

---

What are the different measures that are required to achieve the design for better yield?

1164

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1541

---

Design an 8 is to 3 encoder using 4 is to encoder?

1290

---

Draw the Layout of an Inverter?

2442

---

Differences between IRSIM and SPICE?

5387

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

2967

---

What are the steps involved in designing an optimal pad ring?

1123

---

What is the ideal input and output resistance of a current source?

2951

---

Mention what are the two types of procedural blocks in Verilog?

1215

---

What is Body Effect?

2463

---