Answer Posted / rakesh

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DFlip_Flop is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end DFlip_Flop;

Architecture of DFlip_Flop is

begin

---ANother way of writing code for creating D_Flip_Flop in VHDL

process(Clk, Rst)
begin
if (Rst ='1') then
Q <= '0';
elsif(clk='1' and clk'event) then
Q <= D;
end if;
end process;

end ;

What is the purpose of having depletion mode device?

1030

---

Mention what are the different gates where Boolean logic are applicable?

1102

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1287

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2829

---

Mention what are the two types of procedural blocks in Verilog?

1280

---

Explain what is multiplexer?

1066

---

What is Body Effect?

2500

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3772

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2486

---

If not into production, how far did you follow the design and why did not you see it into production?

2084

---

What are the changes that are provided to meet design power targets?

1100

---

Write a VLSI program that implements a toll booth controller?

3974

---

Explain the working of Insights of an inverter ?

1241

---

Explain the working of Insights of a pass gate ?

1219

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3429

---