Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37009 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / aaditya prakash
CMOS NAND GATE is preferred to CMOS NOR GATE because in Pull Down Network (generally used because of easy comparison with ground potential) is in series configuration offers less Resistance(drain to source. Thus. more current is obtained at the output.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What transistor level design tools are you proficient with? What types of designs were they used on?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How binary number can give a signal or convert into a digital signal?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain the operation considering a two processor computer system with a cache for each processor.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the steps involved in designing an optimal pad ring?
What are the ways to Optimize the Performance of a Difference Amplifier?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Mention what are three regions of operation of mosfet and how are they used?
6-T XOR gate?
