Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33456 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / aaditya prakash
CMOS NAND GATE is preferred to CMOS NOR GATE because in Pull Down Network (generally used because of easy comparison with ground potential) is in series configuration offers less Resistance(drain to source. Thus. more current is obtained at the output.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain various adders and difference between them?
Explain how MOSFET works?
Write a program to explain the comparator?
what is multiplexer?
Explain what is the use of defpararm?
What types of CMOS memories have you designed? What were their size? Speed?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
what is a sequential circuit?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
