Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37417 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / aaditya prakash
CMOS NAND GATE is preferred to CMOS NOR GATE because in Pull Down Network (generally used because of easy comparison with ground potential) is in series configuration offers less Resistance(drain to source. Thus. more current is obtained at the output.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain the operation of a 6T-SRAM cell?
what is the use of defpararm?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What types of CMOS memories have you designed? What were their size? Speed?
What are the different measures that are required to achieve the design for better yield?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is the difference between the TTL chips and CMOS chips?
What are the Advantages and disadvantages of Mealy and Moore?
What is the difference between synchronous and asynchronous reset?
What's the price in 1K quantity?
What are the different design constraints occur in the synthesis phase?
How to improve these parameters? (Cascode topology, use long channel transistors)
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What are the different classification of the timing control?
