Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33431 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arpan
There are many reasons for which NAND is preferred over NOR
but the most technical reason is LOGICAL EFFORT. So, lets
start with what is logical effort.
1. Logical effort :- It is defined as the ratio of the input
capacitance of the gate to the input capacitance of the
inverter, that can deliver the same output current. In other
terms we can say logical effort indicates how worse a gate
is in producing output current as compared to an inverter,
given each input of the gate has input capacitance
equivalent to an inverter. Suppose for a inverter PMOS width
is 2 and NMOS width is 1. So, here Cin = 3
NAND NOR
Cin = (n+2) Cin = (2n+1)
Cin = 4 Cin = 5
Logical Effort (g) = Cin(NAND)/Cin(Inverter)
g= 4/3 g= 5/3
So, from the above logical effort of NOR is greater than
NAND. So, NAND performs better o/p current compare to NOR.
2. In NAND PMOS is connected in parallel whereas in NOR PMOS
is connected in series, which makes the device operation slow.
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
Differences between IRSIM and SPICE?
what is Slack?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
What are the different gates where boolean logic are applicable?
How binary number can give a signal or convert into a digital signal?
Working of a 2-stage OPAMP?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
why is the number of gate inputs to CMOS gates usually limited to four?
Draw the stick diagram of a NOR gate. Optimize it
Explain how binary number can give a signal or convert into a digital signal?
What is the difference between nmos and pmos technologies?
What is the difference between synchronous and asynchronous reset?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
what is the use of defpararm?
