Answer Posted / arpan

There are many reasons for which NAND is preferred over NOR
but the most technical reason is LOGICAL EFFORT. So, lets
start with what is logical effort.

1. Logical effort :- It is defined as the ratio of the input
capacitance of the gate to the input capacitance of the
inverter, that can deliver the same output current. In other
terms we can say logical effort indicates how worse a gate
is in producing output current as compared to an inverter,
given each input of the gate has input capacitance
equivalent to an inverter. Suppose for a inverter PMOS width
is 2 and NMOS width is 1. So, here Cin = 3
NAND NOR

Cin = (n+2) Cin = (2n+1)
Cin = 4 Cin = 5
Logical Effort (g) = Cin(NAND)/Cin(Inverter)
g= 4/3 g= 5/3

So, from the above logical effort of NOR is greater than
NAND. So, NAND performs better o/p current compare to NOR.

2. In NAND PMOS is connected in parallel whereas in NOR PMOS
is connected in series, which makes the device operation slow.

what is SCR (Silicon Controlled Rectifier)?

1041

---

What are the different gates where boolean logic are applicable?

1063

---

What is the difference between nmos and pmos technologies?

1111

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1600

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1303

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1202

---

Why does the present vlsi circuits use mosfets instead of bjts?

1293

---

Explain what is the use of defpararm?

1151

---

How about voltage source?

2264

---

What are the different design techniques required to create a layout for digital circuits?

1041

---

what is Slack?

1188

---

Explain CMOS Inverter transfer characteristics?

3919

---

For CMOS logic, give the various techniques you know to minimize power consumption

1403

---

How can you construct both PMOS and NMOS on a single substrate?

4983

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1105

---