Give the expression for CMOS switching power dissipation?
Answer Posted / arpan
P=CL * Vdd^2 * f
CL= Load capacitance
VDD = Supply Voltage
f= Switching frequency
During high to low transition the load
capacitance is discharged and during low to high transition
the load capacitance is charged.
| Is This Answer Correct ? | 7 Yes | 0 No |
Post New Answer View All Answers
How about voltage source?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain how logical gates are controlled by Boolean logic?
What are the Factors affecting Power Consumption on a chip?
What are the different design techniques required to create a layout for digital circuits?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain what is slack?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What types of CMOS memories have you designed? What were their size? Speed?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the various regions of operation of mosfet? How are those regions used?
What are the changes that are provided to meet design power targets?
Explain Cross section of a PMOS transistor?
What's the price in 1K quantity?