Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?

Answer Posted / yashwanth.jada

1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}

Is This Answer Correct ?    1 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

If not into production, how far did you follow the design and why did not you see it into production?

2148


Explain what is slack?

1125


What is the function of tie-high and tie-low cells?

1147


For CMOS logic, give the various techniques you know to minimize power consumption

1459


Explain the working of 4-bit Up/down Counter?

4489


Differences between IRSIM and SPICE?

5481


what is multiplexer?

1223


What is the function of chain reordering?

1125


How does a Bandgap Voltage reference work?

3970


What products have you designed which have entered high volume production?

2489


why is the number of gate inputs to CMOS gates usually limited to four?

1398


What are the different measures that are required to achieve the design for better yield?

1260


what are three regions of operation of MOSFET and how are they used?

1299


What is the difference between synchronous and asynchronous reset?

1142


what is a sequential circuit?

1247