Answer Posted / yashwanth.jada

1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}

For CMOS logic, give the various techniques you know to minimize power consumption

1384

---

Design an 8 is to 3 encoder using 4 is to encoder?

1316

---

What transistor level design tools are you proficient with? What types of designs were they used on?

5055

---

Describe the various effects of scaling?

4771

---

What are the ways to Optimize the Performance of a Difference Amplifier?

2425

---

What are the different measures that are required to achieve the design for better yield?

1201

---

Write a program to explain the comparator?

1123

---

What are the different ways in which antenna violation can be prevented?

1110

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1434

---

what is the difference between the TTL chips and CMOS chips?

1105

---

What are the different design constraints occur in the synthesis phase?

1089

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1256

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2827

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

3009

---

Explain Cross section of a PMOS transistor?

1211

---