What?s the difference between Testing & Verification?
Answer Posted / karthik
Testing is simply an pre validation. and verification
is an post validation.
| Is This Answer Correct ? | 2 Yes | 11 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
How does a Bandgap Voltage reference work?
Mention what are the different gates where Boolean logic are applicable?
What types of CMOS memories have you designed? What were their size? Speed?
What is the difference between nmos and pmos technologies?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain what is Verilog?
Differences between Array and Booth Multipliers?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is verilog?
Describe the various effects of scaling?
Draw a 6-T SRAM Cell and explain the Read and Write operations