What?s the difference between Testing & Verification?
Answer Posted / karthik
Testing is simply an pre validation. and verification
is an post validation.
| Is This Answer Correct ? | 2 Yes | 11 No |
Post New Answer View All Answers
Explain how logical gates are controlled by Boolean logic?
How does Vbe and Ic change with temperature?
Explain the working of Insights of a pass gate ?
What is the main function of metastability in vsdl?
Explain what is the depletion region?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain how MOSFET works?
What is the function of chain reordering?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the different ways in which antenna violation can be prevented?
What does the above code synthesize to?
Describe the various effects of scaling?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain how Verilog is different to normal programming language?
Mention what are the two types of procedural blocks in Verilog?