Answer Posted / john

Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).

Explain Cross section of an NMOS transistor?

1072

---

What are the various regions of operation of mosfet? How are those regions used?

1183

---

Explain the operation of a 6T-SRAM cell?

4571

---

What transistor level design tools are you proficient with? What types of designs were they used on?

3502

---

What are the steps involved in designing an optimal pad ring?

1224

---

Why does the present vlsi circuits use mosfets instead of bjts?

1370

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492

---

What are the different ways in which antenna violation can be prevented?

1182

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1203

---

what are three regions of operation of MOSFET and how are they used?

1299

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3925

---

Draw the Layout of an Inverter?

2549

---

What happens if we delay the enabling of Clock signal?

2429

---

How logical gates are controlled by boolean logic?

1114

---

How about voltage source?

2324

---