Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37843 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naqash
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR and it has high driving capacity thats why it is preffered.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
How can you construct both PMOS and NMOS on a single substrate?
Explain the three regions of operation of a mosfet.
Explain sizing of the inverter?
What types of CMOS memories have you designed? What were their size? Speed?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain how MOSFET works?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Give various factors on which threshold voltage depends.
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain what is scr (silicon controlled rectifier)?
What is the difference between cmos and bipolar technologies?
Explain about 6-T XOR gate?
why is the number of gate inputs to CMOS gates usually limited to four?
