Give a circuit to divide frequency of clock cycle by two ?
Answer Posted / manish sharma
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).
| Is This Answer Correct ? | 1 Yes | 4 No |
Post New Answer View All Answers
Explain briefly the string addressing mode with the help of an example?
Define edge or level sensitive interrupts?
Why do you use two ground pins in microprocessor 8086?
What are the flags used in 8086?
What is non-maskable interrupts?
Give examples for maskable interrupts?
What is an interrupt service routine?
Can port 0 be used as input output port?
What type of architecture is used in 8085 microprocessor?
What’s a microprocessor?
What are the flags in 8086?
Define the 8085 instruction format and their classification according to word size?
What is the difference between jmp and call?
Describe the jae instruction with the help of an example?
What is 8255?