Give the expression for CMOS switching power dissipation?
Answer Posted / banibrata
1/2 C V^2.f
| Is This Answer Correct ? | 33 Yes | 7 No |
Post New Answer View All Answers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What does the above code synthesize to?
Give the cross-sectional diagram of the cmos.
what is Slack?
What are the different gates where boolean logic are applicable?
Are you familiar with the term snooping?
Draw a CMOS Inverter. Explain its transfer characteristics
What is Noise Margin? Explain the procedure to determine Noise Margin?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Mention what are the different gates where Boolean logic are applicable?
What products have you designed which have entered high volume production?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the critical path in a SRAM?
Are you familiar with the term MESI?