WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL
Answer Posted / suraj thakur
verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.
| Is This Answer Correct ? | 4 Yes | 8 No |
Post New Answer View All Answers
Impedence of a parallel resonant circuit at resonance is ?
I am completed BE electronics and communication engineer I have 4 years experience in mainteance dept .am applying for c license is possible...How 2 get c license
What is Cell Splitting?
hiiiii sir ..tell me the written test pattern for symphony teleca.....pleaseee
IS THIS POSSIBLE TO VARY THE POWER BY VARYING THE FREQUENCY IN TANNER EDA TOOL..
What is negative frequency?
Define a hole in a semiconductor.
what is the difference between pthread and taskSpawn
Describe the sampling theorem.
i am fresher for giving intervivew in it sector and also sales electronics. all about related qustions send me please?
is the syllabus of group1 and group2 same for all graduates like btech,bsc,bcom?
How to Create the HWC file with 2+2+2, 4+8, 6+6 Configuration (manually Cabling)
What are the main components used for isolating the power circuits, power semiconductor from the low-power circuit?
Explain in detail the thevenin`s theorem
What is RX lev sub & Rx lev full