WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL
Answer Posted / suraj thakur
verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.
| Is This Answer Correct ? | 4 Yes | 8 No |
Post New Answer View All Answers
In C language,What is the use of f in printf or scanf statement? Whether it indicates the function if so the brief explanation ortherwise what is the main reason behind that f in printf/scanf statements?
Explain the different modes of flyback converter
Explain how to calculate knee point voltage? Describe its purpose for differential protection.
Pls send me the papers for Section engineer exam for railways.Its on 9th oct-08.Its urgent.My id is abhay_jg@yahoo.com
What are the losses that occur in a thyristor during working conditions?
what happens to delay if we include a resistance at the output of a cmos circuit.expalin it clearly
hi i am electronics & telecomm engg & appling 4 the AAI jr executive (electronics/ATC) written test. pls forward me the syllabus & old question papers.I will be very much thankful to you. das.nilanjana2000@gmail.com
Sir i'm working in an organisation last since 4 years and kept an own company, i want to whether it is must i should get electrical license for HT works for above 33KV works. what will be the cost. Please suggest.
What is the duty cycle in on-off control method?
how is corona effect can be detected??
What is DTX? Why is it used?
Which of the following pairs does-not match?
what do you mean by quasi fermi level?
Explain what are the two mechanisms of breakdown in a p-n junction?
can you give me example of igbt drive circuit... i still not under stand how it can be design with certain equation using mathlab program...