Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13359 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / navya
IDDQ testing:usually performed at the beginning of test cycle.The test checks for leakage current to know if it is in normal range or abnormal range.If abnormal die fails,it is rejected and no further tests are performed.Iddq testing can detect clusters of gate oxide shorts(GOS) where gate voltage has no control over drain current and they tend to increase leakage levels.
BIST(built in self test): used to meet requirements such as high reliability and low repair cycle times.Bist reduces need for external testing(ATE).But the disadvantage is additional silicon area needed to implement BIST circuitry.
Scan design:test methodology built into digital chips
All flipflop are provided with alternate i/p for data as well as a separate clk i/p for scan testing.F/f connected together in scan chains.Testing is done by entering a special test mode called "scan mode" where test vectors is i/p to each scan chain and the bits clkd through all f/f's in the chain with resulting o/p chkd for errors.
Stuck at fault models:
stuck-on fault:always conducts Ids with an applied Vds,gate has no control over the operation
stuck off faults:current never flows regardless of Vgs or Vds.
| Is This Answer Correct ? | 13 Yes | 1 No |
Post New Answer View All Answers
Mention what are three regions of operation of mosfet and how are they used?
What does it mean “the channel is pinched off”?
What is threshold voltage?
What is look up table in vlsi?
Explain the working of Insights of an inverter ?
How can you model a SRAM at RTL Level?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain how logical gates are controlled by Boolean logic?
What are the Advantages and disadvantages of Mealy and Moore?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
what is SCR (Silicon Controlled Rectifier)?
what is Slack?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain Cross section of a PMOS transistor?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
