Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What are the total number of lines written by you in C/C++?
What compiler was used?

Answer Posted / shravan kumar

here we use the lines depends on the programme.But we have
65536 lines which are avaialable in it

Is This Answer Correct ?    1 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain why is the number of gate inputs to cmos gates usually limited to four?

1556


what are three regions of operation of MOSFET and how are they used?

1300


what is the difference between the TTL chips and CMOS chips?

1171


Explain the Various steps in Synthesis?

3322


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3928


Draw a 6-T SRAM Cell and explain the Read and Write operations

1338


Differences between Array and Booth Multipliers?

4141


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2889


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3318


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1720


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3853


What are the changes that are provided to meet design power targets?

1177


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2378


What are the ways to Optimize the Performance of a Difference Amplifier?

2504


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3182