Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Define threshold voltage?

Answer Posted / manikandan

The minimum voltage required to have the conduction between
drain and source.when the vgs=vth(threshold voltage)only
conduction chanel is formed and conduction takes place.when
its more than vth conduction between drain and source takes
place

Is This Answer Correct ?    44 Yes 13 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1318


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1239


What is the function of tie-high and tie-low cells?

1147


Explain Basic Stuff related to Perl?

1096


what is the use of defpararm?

1194


what are three regions of operation of MOSFET and how are they used?

1299


Explain Cross section of an NMOS transistor?

1073


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1298


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1350


why is the number of gate inputs to CMOS gates usually limited to four?

1398


Explain various adders and difference between them?

1267


What types of high speed CMOS circuits have you designed?

2615


How can you model a SRAM at RTL Level?

5782


Differences between Array and Booth Multipliers?

4139


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1717