Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Define threshold voltage?

Answer Posted / manikandan

The minimum voltage required to have the conduction between
drain and source.when the vgs=vth(threshold voltage)only
conduction chanel is formed and conduction takes place.when
its more than vth conduction between drain and source takes
place

Is This Answer Correct ?    44 Yes 13 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw the Layout of an Inverter?

2481


What is Body Effect?

2499


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1434


Explain the Various steps in Synthesis?

3254


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1195


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1555


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1097


Explain the Charge Sharing problem while sampling data from a Bus?

4704


Write a VLSI program that implements a toll booth controller?

3971


What is the function of enhancement mode transistor?

1096


What are the steps required to solve setup and hold violations in vlsi?

1067


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1276


How can you model a SRAM at RTL Level?

5714


What is the difference between the mealy and moore state machine?

1092


How about voltage source?

2247