Answer Posted / hps

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D; // The latch should_not be included
// ie:- instead of D ; D should used
end if;
end process;

end a;

How does Vbe and Ic change with temperature?

3523

---

Are you familiar with the term MESI?

2759

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1286

---

Differences between IRSIM and SPICE?

5446

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1123

---

What is the difference between the mealy and moore state machine?

1132

---

Explain the Various steps in Synthesis?

3286

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3808

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3012

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1207

---

What is the function of tie-high and tie-low cells?

1101

---

Explain what is multiplexer?

1089

---

Explain what is Verilog?

1120

---

What products have you designed which have entered high volume production?

2450

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1158

---