Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37006 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
Explain CMOS Inverter transfer characteristics?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Are you familiar with the term snooping?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the function of tie-high and tie-low cells?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain Cross section of a PMOS transistor?
What is the difference between the mealy and moore state machine?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Basic Stuff related to Perl?
Explain about 6-T XOR gate?
How binary number can give a signal or convert into a digital signal?
Mention what are the different gates where Boolean logic are applicable?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
