Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33430 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What are the steps involved in preventing the metastability?
Explain what is the use of defpararm?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What does it mean “the channel is pinched off”?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is look up table in vlsi?
What does the above code synthesize to?
What are the different ways in which antenna violation can be prevented?
6-T XOR gate?
what is a sequential circuit?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What is the difference between cmos and bipolar technologies?
Explain what is scr (silicon controlled rectifier)?
