Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37418 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
What are the various regions of operation of mosfet? How are those regions used?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Implement a 2 I/P and gate using Tran gates?
What is the critical path in a SRAM?
Explain the working of Insights of a pass gate ?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain the three regions of operation of a mosfet.
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain how binary number can give a signal or convert into a digital signal?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Explain various adders and difference between them?
