Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37840 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / balaji kalluri
if u look at the structure of cmos-nand gate,u cud find the
parallel pmos pull-up transistor configuration whereas in
cmos-nor gate its series config,so the effective resistance
offered by 2-pmos transistors even when they r conducting
due to small Rds (drain-to-source resistance)are smaller in
comparison to the same offered by series pmos in nor
gate..hence the current delivered to the output during HIGH
o/p condition is more for nand gate,due to which it has the
ability to drive more no. of loads of similar type ,thus
offer improved FAN-OUT than cmos-nor gate.
I feel tat this could be the reason..it is true fact as per
WAKERLY text book..but there cud be 'n' no of other reasons
too..think over
thankx..
balaji kalluri
| Is This Answer Correct ? | 73 Yes | 7 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain the working of 4-bit Up/down Counter?
Mention what are the different gates where Boolean logic are applicable?
What are the various regions of operation of mosfet? How are those regions used?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the difference between cmos and bipolar technologies?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain sizing of the inverter?
What are the different design techniques required to create a layout for digital circuits?
What types of CMOS memories have you designed? What were their size? Speed?
What are the different gates where boolean logic are applicable?
Explain what is slack?
What types of high speed CMOS circuits have you designed?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
