What?s the difference between Testing & Verification?
- 6 Answers
- 27966 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / anilb
TO check the output of the device. Through the program. Only
with the program we can check the output. Which is that
called Verification.
| Is This Answer Correct ? | 3 Yes | 17 No |
Post New Answer View All Answers
How logical gates are controlled by boolean logic?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain what is the depletion region?
What's the price in 1K quantity?
What does the above code synthesize to?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is the main function of metastability in vsdl?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is the function of tie-high and tie-low cells?
Mention what are the two types of procedural blocks in Verilog?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we delay the enabling of Clock signal?
Explain what is scr (silicon controlled rectifier)?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
