Answer Posted / muthu

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

What are the steps required to solve setup and hold violations in vlsi?

1030

---

Explain the Working of a 2-stage OPAMP?

1144

---

Explain Cross section of a PMOS transistor?

1165

---

How about voltage source?

2210

---

What are the different ways in which antenna violation can be prevented?

1070

---

what is SCR (Silicon Controlled Rectifier)?

1000

---

What happens if we delay the enabling of Clock signal?

2299

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

972

---

What are the different classification of the timing control?

1050

---

Are you familiar with the term snooping?

3430

---

How does Vbe and Ic change with temperature?

3464

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1587

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1155

---

Working of a 2-stage OPAMP?

3120

---

Explain what is the use of defpararm?

1098

---