Answer Posted / muthu

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

what is the use of defpararm?

1154

---

Differences between Array and Booth Multipliers?

4086

---

What are the Factors affecting Power Consumption on a chip?

1289

---

Are you familiar with the term MESI?

2756

---

What is the function of chain reordering?

1080

---

Explain how Verilog is different to normal programming language?

1287

---

6-T XOR gate?

4257

---

What are the different ways in which antenna violation can be prevented?

1128

---

How binary number can give a signal or convert into a digital signal?

1248

---

Draw the SRAM Write Circuitry

1204

---

What is the function of tie-high and tie-low cells?

1098

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2450

---

What are the changes that are provided to meet design power targets?

1123

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4135

---

What transistor level design tools are you proficient with? What types of designs were they used on?

5071

---