Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13599 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
Please Help Members By Posting Answers For Below Questions
What types of CMOS memories have you designed? What were their size? Speed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Write a VLSI program that implements a toll booth controller?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
