Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13203 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
What happens if we delay the enabling of Clock signal?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Tell me how MOSFET works.
Explain Cross section of an NMOS transistor?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Working of a 2-stage OPAMP?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What are the Factors affecting Power Consumption on a chip?
What does it mean “the channel is pinched off”?
Are you familiar with the term snooping?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Explain what is Verilog?
what is the use of defpararm?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
