Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13355 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
what is verilog?
Explain what is slack?
Explain Basic Stuff related to Perl?
Explain what is the depletion region?
Draw a CMOS Inverter. Explain its transfer characteristics
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
How does a Bandgap Voltage reference work?
Insights of a 4bit adder/Sub Circuit?
Design an 8 is to 3 encoder using 4 is to encoder?
what is multiplexer?
Explain how MOSFET works?
Explain various adders and difference between them?
What is look up table in vlsi?
What is Noise Margin? Explain the procedure to determine Noise Margin?
