Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37482 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
Explain the Working of a 2-stage OPAMP?
How logical gates are controlled by boolean logic?
Explain what is slack?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What are the different design constraints occur in the synthesis phase?
Differences between IRSIM and SPICE?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How binary number can give a signal or convert into a digital signal?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Explain the operation considering a two processor computer system with a cache for each processor.
What is the main function of metastability in vsdl?
Explain how Verilog is different to normal programming language?
What is the ideal input and output resistance of a current source?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Draw the Layout of an Inverter?
