Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37419 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
How does Vbe and Ic change with temperature?
What are the different classification of the timing control?
Explain sizing of the inverter?
How about voltage source?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the critical path in a SRAM?
What types of CMOS memories have you designed? What were their size? Speed?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the different gates where boolean logic are applicable?
what is the use of defpararm?
How can you model a SRAM at RTL Level?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Insights of a 4bit adder/Sub Circuit?
Explain Cross section of a PMOS transistor?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
