Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33457 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the Advantages and disadvantages of Mealy and Moore?
Are you familiar with the term snooping?
Explain the Various steps in Synthesis?
Explain how logical gates are controlled by Boolean logic?
Working of a 2-stage OPAMP?
Basic Stuff related to Perl?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What was your role in the silicon evaluation or product ramp? What tools did you use?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain how MOSFET works?
