Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37829 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / khush
NAND is better than NOR, because in a NOR gate we have PMOS
transistors in series and when we enlarge transistor widths
gate capacitance and diffusion capacitance go up and
partially negate the benefits of widening the transistors so
very wide PMOS transistors are super capacitive. Hence we
prefer NANDs.
| Is This Answer Correct ? | 7 Yes | 4 No |
Post New Answer View All Answers
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Draw the stick diagram of a NOR gate. Optimize it
What is threshold voltage?
Write a program to explain the comparator?
What are the different measures that are required to achieve the design for better yield?
Explain about 6-T XOR gate?
How binary number can give a signal or convert into a digital signal?
Mention what are the two types of procedural blocks in Verilog?
Explain depletion region.
What are the Advantages and disadvantages of Mealy and Moore?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain sizing of the inverter?
Explain the Charge Sharing problem while sampling data from a Bus?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
