Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the difference between Testing & Verification?
- 6 Answers
- 30525 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / sridhar
Testing: Is just checking only and is a part of
verification where,(verification)
Verification: Is the method which ensures the proofs of
correctness.
| Is This Answer Correct ? | 14 Yes | 13 No |
Post New Answer View All Answers
If not into production, how far did you follow the design and why did not you see it into production?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Insights of a 4bit adder/Sub Circuit?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the function of tie-high and tie-low cells?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What is the main function of metastability in vsdl?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain the Charge Sharing problem while sampling data from a Bus?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
what is Slack?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
