You have a driver that drives a long signal & connects to an
input device. At the input device there is either overshoot,
undershoot or signal threshold violations, what can be done
to correct this problem?

Answer Posted / the big boss

This is a signal integrity question for board designers.
there are two types of termination schemes viz. series and
parallel termination. series termination is where a resistor
of small value ( rule of thumb 1/2 of characteristic
impedance of the trace ) placed near the source ( near
driver). the parallel termination is a combination of two
resister ( rule of thumb twice the char. impedance f the
trace) placed near the destination ( input) where one
resistor connects the signal trace to the VCC and other
connects to the GNd.

Is This Answer Correct ?    11 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Cross section of an NMOS transistor?

569


How do you size NMOS and PMOS transistors to increase the threshold voltage?

2541


why is the number of gate inputs to CMOS gates usually limited to four?

802


what is Slack?

707


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2011






Give the cross-sectional diagram of the cmos.

560


Explain depletion region.

617


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

851


Explain CMOS Inverter transfer characteristics?

3448


What types of CMOS memories have you designed? What were their size? Speed?

4156


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

724


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

718


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2746


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

675


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

788