Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / sharekhan
A region of width,W which is depleted of charge carriers
(ie electrons & holes) and containing only immobile ions
formed at the junction of n-type & p-type semiconductor.
| Is This Answer Correct ? | 7 Yes | 0 No |
Post New Answer View All Answers
Draw the SRAM Write Circuitry
How can you model a SRAM at RTL Level?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What types of CMOS memories have you designed? What were their size? Speed?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What are the Factors affecting Power Consumption on a chip?
what is verilog?
What types of high speed CMOS circuits have you designed?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain the Working of a 2-stage OPAMP?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain sizing of the inverter?
what is Slack?
