Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between DRAM and SRAM?
- 14 Answers
- 72830 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / vimalanathan j
SRAM stands for Static Random Access Memory. In this to
store either 1 or 0 (i.e.) a single bit 6 transistors are
required. SRAM is the volatile memory. They can retain the
data until the system is powered off. As they use 6
transistor per bit they have faster access time and they
don't require to be periodically refreshed.
DRAM stands for Dynamic Random Access Memory. In this to
store a bit it requires 1 transistor and 1 capacitor.As
they use capacitor it requires to periodically refreshed.
This reduces the overall performance. But when compared the
size of SRAM and DRAM, SRAM is bigger than DRAM and on
costwise DRAM is economical
| Is This Answer Correct ? | 24 Yes | 11 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
What are the main issues associated with multiprocessor caches and how might you solve them?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the function of enhancement mode transistor?
What are the different measures that are required to achieve the design for better yield?
What are the Factors affecting Power Consumption on a chip?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Implement a 2 I/P and gate using Tran gates?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the different design constraints occur in the synthesis phase?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Are you familiar with the term snooping?
What happens if we delay the enabling of Clock signal?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
