Answer Posted / harvir

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;

architecture a of gh_DFF is
begin

process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;

end a;

Explain Cross section of an NMOS transistor?

1016

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1284

---

Explain what is slack?

1051

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1439

---

Working of a 2-stage OPAMP?

3167

---

What is the purpose of having depletion mode device?

1026

---

Explain how logical gates are controlled by Boolean logic?

1166

---

Write a program to explain the comparator?

1123

---

what are three regions of operation of MOSFET and how are they used?

1218

---

Explain the Charge Sharing problem while sampling data from a Bus?

4704

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1000

---

Implement a 2 I/P and gate using Tran gates?

3994

---

6-T XOR gate?

4219

---

Are you familiar with the term MESI?

2711

---

Explain the working of Insights of a pass gate ?

1210

---