Interested to Buy Any Domain ? << Click Here >> for more details...
Implement D flip-flop with a couple of latches? Write a VHDL
Code for a D flip-flop?
- 6 Answers
- 20842 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / harvir
ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;
entity gh_DFF is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end gh_DFF;
architecture a of gh_DFF is
begin
process(CLK,rst)
begin
if (rst = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then
Q <= D;
end if;
end process;
end a;
| Is This Answer Correct ? | 12 Yes | 3 No |
Post New Answer View All Answers
Cross section of a PMOS transistor?
Explain what is the depletion region?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What is Body Effect?
What is the function of enhancement mode transistor?
Describe the various effects of scaling?
Explain sizing of the inverter?
What are the steps required to solve setup and hold violations in vlsi?
Explain the operation considering a two processor computer system with a cache for each processor.
Draw a CMOS Inverter. Explain its transfer characteristics
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What is the difference between cmos and bipolar technologies?
