Answer Posted / balaji

library ieee;
use ieee.std_logic_1164.all;

entity d_ff is
port(d,clk:in std_logic;
q,q'bar:out std_logic);
end d_ff;

architecture a_d_ff of d_ff is
begin
process(clk)
begin
if rising_edge(clk) then
q<=d;
q'bar<=not d;
end if;
end process;
end a_d_ff;

what is the use of defpararm?

1138

---

What products have you designed which have entered high volume production?

2428

---

Explain what is the use of defpararm?

1136

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1287

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1113

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3251

---

Explain what is scr (silicon controlled rectifier)?

1050

---

What's the price in 1K quantity?

2811

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1257

---

What is Body Effect?

2499

---

Working of a 2-stage OPAMP?

3171

---

How does a Bandgap Voltage reference work?

3891

---

Explain Cross section of a PMOS transistor?

1213

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1359

---

why is the number of gate inputs to CMOS gates usually limited to four?

1326

---