Answer Posted / balaji

library ieee;
use ieee.std_logic_1164.all;

entity d_ff is
port(d,clk:in std_logic;
q,q'bar:out std_logic);
end d_ff;

architecture a_d_ff of d_ff is
begin
process(clk)
begin
if rising_edge(clk) then
q<=d;
q'bar<=not d;
end if;
end process;
end a_d_ff;

Explain Cross section of an NMOS transistor?

1048

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2844

---

What is the critical path in a SRAM?

3208

---

How about voltage source?

2278

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3150

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2899

---

What are the various regions of operation of mosfet? How are those regions used?

1140

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

3318

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1293

---

why is the number of gate inputs to CMOS gates usually limited to four?

1348

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1668

---

Explain the Various steps in Synthesis?

3286

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3871

---

Cross section of a PMOS transistor?

4780

---

Draw a CMOS Inverter. Explain its transfer characteristics

1196

---