Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answer Posted / sarang
NAND is a better gate for design than NOR because at the
transistor level the mobility of electrons of NAND is
normally three times that of holes compared to NOR and thus
the NAND is a faster gate. The gate-leakage in NAND
structures is much lower. If you consider t_phl and t_plh
delays you will find that it is more symmetric in case of
NAND (the delay profile), but for NOR, one delay is much
higher than the other(obviously t_plh is higher since the
higher resistance PMOSs are in series connection which
again increases the resistance).
| Is This Answer Correct ? | 18 Yes | 6 No |
Post New Answer View All Answers
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What are the different measures that are required to achieve the design for better yield?
What transistor level design tools are you proficient with? What types of designs were they used on?
If not into production, how far did you follow the design and why did not you see it into production?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain what is slack?
Mention what are the two types of procedural blocks in Verilog?
Explain depletion region.
what is the use of defpararm?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the different classification of the timing control?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
How does a Bandgap Voltage reference work?
Explain what is scr (silicon controlled rectifier)?