Interested to Buy Any Domain ? << Click Here >> for more details...
Implement D flip-flop with a couple of latches? Write a VHDL
Code for a D flip-flop?
- 6 Answers
- 20488 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
D flip-flop can be implemented by using 2 D-Latches.
---------- -----------
--|Din Q |-----|Din Q|---output of Flop
| D-latch1| | D-latch2 |
| ^ | | ^ |
----|----- ----|------
Clk -------------not-----
| Is This Answer Correct ? | 21 Yes | 12 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
What types of CMOS memories have you designed? What were their size? Speed?
Explain the three regions of operation of a mosfet.
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
why is the number of gate inputs to CMOS gates usually limited to four?
What are the Advantages and disadvantages of Mealy and Moore?
Draw the Layout of an Inverter?
Explain what is the depletion region?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Differences between IRSIM and SPICE?
Differences between Array and Booth Multipliers?
Draw a CMOS Inverter. Explain its transfer characteristics
